The Designer's Guide to VHDL, Third Edition
- 17h 43m
- Peter J. Ashenden
- Elsevier Science and Technology Books, Inc.
- 2008
VHDL, the IEEE standard hardware description language for describing digital electronic systems, has recently been revised. This book has become a standard in the industry for learning the features of VHDL and using it to verify hardware designs. This third edition is the first comprehensive book on the market to address the new features of VHDL-2008.
- First comprehensive book on VHDL to incorporate all new features of VHDL-2008, the latest release of the VHDL standard...helps readers get up to speed quickly with new features of the new standard.
- Presents a structured guide to the modeling facilities offered by VHDL...shows how VHDL functions to help design digital systems.
- Includes extensive case studies and source code used to develop testbenches and case study examples..helps readers gain maximum facility with VHDL for design of digital systems.
About the Author
Peter J. Ashenden received his B.Sc.(Hons) and Ph.D. from the University of Adelaide, Australia. He was previously a senior lecturer in computer science and is now a Visiting Research Fellow at the University of Adelaide. His research interests are computer organization and electronic design automation. Dr. Ashenden is also an independent consultant specializing in electronic design automation (EDA). He is actively involved in IEEE working groups developing VHDL standards, is the author of The Designer's Guide to VHDL and The Student's Guide to VHDL and co-editor of the Morgan Kaufmann series, Systems on Silicon. He is a senior member of the IEEE and a member of the ACM.
In this Book
-
Fundamental Concepts
-
Scalar Data Types and Operations
-
Sequential Statements
-
Composite Data Types and Operations
-
Basic Modeling Constructs
-
Subprograms
-
Packages and Use Clauses
-
Resolved Signals
-
Predefined and Standard Packages
-
Case Study: A Pipelined Multiplier Accumulator
-
Aliases
-
Generics
-
Components and Configurations
-
Generate Statements
-
Access Types
-
Files and Input/Output
-
Case Study: A Package for Memories
-
Test Bench and Verification Features
-
Shared Variables and Protected Types
-
Attributes and Groups
-
Design for Synthesis
-
Case Study: System Design Using the Gumnut Core
-
Miscellaneous Topics
